The foreseen luminosity upgrade for the LHC (a factor of 5-10 more in peak luminosity by 2021) poses serious constraints on the technology for the ATLAS tracker in this High Luminosity era (HL-LHC). In fact, such luminosity increase leads to increased occupancy and radiation damage of the tracking detectors.
Introduction
ATLAS [1] is a general purpose detector for the study of primarily proton-proton collisions at the LHC [2] .
The ATLAS Inner Detector [3, 4] provides charged-particle tracking with high efficiency over the pseudorapidity range |η| < 2.5. The pixel detector system [5] is the innermost element of the Inner Detector. The pixel detector contains approximately 80 million channels and provides pattern recognition capability in order to meet the track reconstruction requirements of ATLAS at the full luminosity of the LHC of L = 10 34 cm −2 s −1 .
Consisting of three barrel layers (at radii between 50.5mm and 122.5mm), and six discs, the pixel detector counts a total of 1744 pixel modules, which are mounted allowing for a three-hit track-reconstruction of charged secondary-particles. Each module contains a 250 µm thick n-in-n pixel sensor of 62.6 × 18.6mm 2 with pixel cells of 50×400 µm 2 . Connected to each sensor are 16 7.4×11.0mm 2 ATLAS FE-I3 [6] readout chips with a total of 46080 channels. Both the sensors as well as the electronics of the present ATLAS pixel modules were specified to work up to a fluence of 10 15 n eq /cm 2 and an ionising dose of 50 MRad. While the nominal luminosity of the present LHC accelerator is 10 34 cm −2 s −1 , an upgrade to increase the luminosity by a factor of ten (five with luminosity leveling) is planned to be carried out in a two phase process [7] . After a first shutdown, foreseen for 2017, the Phase 1 of LHC will start, with the goal luminosity of (2 − 3) × 10 34 cm 2 s −1 . A second shutdown will take place after 2020; then the Phase 2 will start, and the expected luminosity is 5 × 10 34 cm −2 s −1 with luminosity levelling. By 2030 a total integrated luminosity of O(3000fb −1 ) is envisaged. Based on this scenario the innermost layer of the ATLAS pixel system will have to sustain fluences above 1 × 10 16 n eq /cm 2 [8] ; see also figure 1. Fig. 1 . Fluences in n eq /cm 2 expected for a phase II integrated luminosity of 3000 fb − 1. A safety factor of 2 is applied.
The main effects on the pixel sensors from these large fluences are an increase of the leakage current and a reduction in the charge collection efficiency. The final goal is to retain a good hit-efficiency up to the final integrated luminosity.
Another high-luminosity related effect is the increase of the occupancy of the detector. A natural option is to reduce the size of the elementary pixel cell; at the same time the spatial resolution will improve. The reduced size of the elementary cell is just one of the features of the new read-out chip for the pixel system, the FE-I4 [9] chip; the total surface of the FE-I4 chip is 20.0 × 18.6 mm 2 . Moreover, replacing the strips of the Inner Detector with pixel detectors might be an option to handle the occupancies foreseen at the HL-LHC.
Hence, in view of a possible pixel system replacement in 2017; and then, maybe, for a whole new tracking system after 2020, a new Pixel System is unders study. The new pixel sensors will have not only to sustain the harsher environment, but also to show high geometrical acceptance: for the future the material budget restrictions and the geometrical limitations ask for geometry inefficiency to be below 2.5%. Hence the inactive areas of the future pixel sensor should be less than 450 µm wide [10] .
Different sensor options are being developed in parallel to address the challenges imposed by the forseen luminosity upgrades. They include diamond sensors [11] and 3D-sensors, with implants going through the silicon bulk [12] . Optimizing the well-known technology of planar silicon pixel sensors for the ATLAS detector at an upgraded LHC accelerator is carried out within the Planar Pixel Sensor project [13] .
The project
Planar pixel sensors are the current technology for the ATLAS pixel system and a standard for tracking detectors in High Energy Physics. A lot of experience in designing, optimizing and producing planar sensors has been accumulated in the last 30 years; during these three decades planar sensors proved to be a reliable technology. There is still a lot of research on planar sensors and a lot of suppliers are on the market, assuring high quality and relatively low cost productions. Hence planar sensor are one good option for future tracking detectors. The ATLAS Upgrade Planar Pixel Sensor (PPS) R&D Project is a collaboration of 17 groups and more than 80 scientists aiming to explore the suitability of planar pixel sensors for the ATLAS upgrade.
Primary goal of the project is to demonstrate that planar sensors have the requested radiation hardness for the HL-LHC. To investigate this, several planar sensors technologies are under evaluation, including p-bulk (Section 3) and n-bulk (Section 4) option; regardless of the bulk, the group is looking only at sensors collecting electrons, based on their smaller trapping time compared to holes [14] .
A reduction in sensor thickness (with respect to the 250 µm of the current ATLAS pixels) is investigated (Section 5), to reduce the effects of trapping after irradiation and the material budget.
In case of a complete replacement of the Inner Detector a solution with more than 4 layers of pixels is possible. In this way an area of roughly 10 m 2 should be equipped with pixel modules. Hence it is crucial to minimize the costs of the future pixel system. PPS is evaluating several cost-reduction scenarios, including new bump-bonding technologies, given the fact that the bump-bonding cost dominated the cost of the current ATLAS pixel detector. The possibility to use p-bulk sensor is favorable in the view of a cost reduction, having only one side patterned contrary to two-side patterned n-bulk sensors.
The new sensors will have to assure a close to 100% geometrical acceptance, so different options toward a reduction of the inactive area are pursued in the collaboration, such as slim edge geometries(Section 6) and active edge detectors (Section 7).
Many of the new ideas for sensors are tested in advance by means of sensor simulations (Section 8) thanks to a TCAD software.
In Section 9 the plans of the PPS R&D collaboration will be outlined, together with some general remarks on the work done so far.
P-bulk overview
In this Section a quick overview of the PPS activities on p-bulk sensors will be given. Standard n-in-n sensors need guard-rings opposite to pixel side: the production requires to pattern both sides of the wafer. On the contrary, p-bulk does not need such a double processing, having only an homogeneous implantation on the back side. This should allow for a significant cost reduction. Another major advantage of p-bulk over n-bulk is that there is no type inversion for irradiated material [15] .
A problem under investigation for the n-in-p detectors is the drop between the high voltage applied to the back side and the readout electronics potential ( 0V) which occurs solely on the sensor top side facing the readout electronics. In figure 2 a sketch of the p-bulk sensor geometry is displayed, highlighting the issue with the voltage drop on the sensor in a region close to the electronics.
Covering the sensor with a thin layer of BCB (Benzo Cyclo Butene) proved to prevent sparks up to 1000 V.
Several contributors are working with p-bulk sensors in the PPS R&D group, namely CiS Forschungsinstitut für Mikrosensorik und Photovoltaik GmbH, Micron Semiconductor Ltd., Hamamatsu Photonics K.K. (HPK) and Max Planck Institut für Physik -Max Planck Institut Halbleiterlabor (MPI-HLL). A variety of sensor thicknesses is currently investigated by the different contributors. In table 1 a summary is given.
More details are given in [16] . 
N-bulk sensors: results for irradiated devices
To assess the radiation hardness of n-bulk sensors, irradiation campaigns have been carried out and crucial observables, such as the charge colleced per impinging particle and hit efficiency, were studied as a function of the delivered dose. In the following details on the studies performed on irradiated n-in-n sensors will be given.
The starting point for the PPS R&D project are the ATLAS single chip pixel modules [5] . Planar n-in-n ATLAS sensors, already assembled with a FE-I3 chip in a single chip module (SCM) were irradiated with neutrons at the TRIGA nuclear reactor [17] of the Jozef Stefan Institute in Ljubljana. Modules were irradiated with fluences up to 2 × 10 16 n eq /cm 2 and then characterized with radioactive sources and beams [18] . In figure 3 the two experimental setups are shown. As displayed on the left, the 90 Sr source was enclosed by a collimator. The module was cooled with dry ice and operated at temperatures below -50
• C. A trigger scintillator was mounted below the SCM. The SCMs were also operated in testbeams at the CERN SPS beamline (see figure 3 , right) in July and October 2010. Thanks to the testbeam, it was possible to compare the energy depositions of high-energy pions with those of beta-electrons and to be able to observe the effect of different incidence angles after high fluences. The testbeam was conducted with the EUDET beam telescope [19] which uses six MIMOSA26 chips [20] as telescope planes. The six telescope planes were defining the tracks and up to six devices under test (DUTs) were put between the first and second telescope arm. The irradiated modules were cooled with dry ice; the operation temperature was kept between -35 and -15
• C. In figure 4 , on the left, a study of the collected charge vs bias voltage for a module irradiated with a fluence of 5 × 10 15 n eq /cm 2 is shown 2 (only data collected with the 90 Sr are shown). In the figure the expected threshold for the FE-I4 chip is shows too. A signal of about 10 ke − is observed at 1000 V. This is very promising for the foreseen ATLAS 4 th pixel layer ("IBL") [22] , and the outer pixel layers at HL-LHC. In figure 4 , on the right, the hit-efficiency map for the module irradiated with a fluence of 5×10 15 n eq /cm 2 , as measured at the testbeam for particles at normal incidence. The SCM was biased at 1000 V and the hitefficiency was 99.6%.
Hit Table 2 . Hit efficiency of an irradiated (fluence = 5 × 10 15 n eq /cm 2 ) FEI3 n-in-n module at different bias voltages.
The results for n-in-n devices indicate that for the second layer at HL-LHC, current pixel system is able to collect sensible amount of charge with efficiency close to 1.
The module irradiated with a fluence of 2 × 10 16 n eq /cm 2 was able to collect roughly 5500 electrons at 1500 V; the result is presented in figure 5 . This remarkable result shows the possibility to still collect charge with planar detectors at the highest expected fluences of HL-LHC.
The results for the collected charge by the n-in-n irradiated module are summarized in Table 3 . Charge collected by neutron irradiated n-bulk modules. 
Thin production
While thin planar sensors yield lower -nonetheless sufficient -signals before irradiation, they offer several potential advantages compared to sensors with standard thicknesses. A reduction of the radiation length in silicon leads to less multiple scattering allowing for improvements in the tracking resolution. Furthermore, for the same voltage the electric field in thin sensors is higher. This seems to increase the signal size after irradiations by charge multiplication effects [24] .
Recent results [25] indicate that with a 140 µm thick sensor irradiated with 5 × 10 15 n eq /cm 2 it is possible to collect 12 thousand electrons at 1000 V, roughly 2000 electrons more than a standard 300 µm thick planar sensor.
A dedicated n-wafer production with thicknesses ranging from standard 250 µm down to 150 µm has been competed at CiS. First modules have been assembled and are currently being irradiated. They will be used for detailed studies of charge collection and charge amplification.
Slim edge
In the present pixel sensor the distance between the active pixel area and the cutting edge is 1100 µm. This was done to prevent the depletion area to reach the cut-edge.
The geometry of the future ATLAS pixel detector foresees no shingling in z direction, and flat, singlesided staves for the inner radii, hence a reduction in sensor dead-area is required.
PPS studied an n-in-n pixel sensor in which the pixels close to the edge are longer than the standard ones, partially overlapping with the guard-ring region ("slim edge" design). A dedicated structure to this goal was prepared, with pixels shifted in a step-wise way ("stepwise pixel") in order to see which was the minimum inactive area with still excellent hit-efficiency. In figure 6 , on the left, the design of this detector is illustrated; dark red horizontal rectangles correspond to pixel implants, while light red vertical strips (at the right edge) represent guard-rings.
In figure 6 , on the right, a hit-efficiency map (as observed at the testbeam mentioned in section 4) for a non-irradiated "stepwise" pixel detector is presented. The p+ implant on the back side ends at 0 and the grey part represents the guard-ring area (on the opposite side of the pixels), which is part of the "inactive" area in the standard design. It is clear that pixels are almost 100% efficient up to 200 µm from the p+ implant edge, reducing in this way the inactive area to 250 µm only. Fig. 6 . left: "stepwise pixel" detector design; right: hit-efficiency map for a non-irradiated 'stepwise pixel" detector, as observed at the testbeam. Grey part represents the guard-ring area.
Active edge
As already discussed detectors made using planar technology have an insensitive region around their edges to prevent the depletion region to reach the nonpassivated saw cuts at the detector edges and to allocate enough space for the guard rings [26] . Nonetheless reducing the inactive area between the edge pixels and the cut-edge is essential to maintain a high geometrical acceptance.
To control the potential drop along the cut edge, and then reduce the inactive area several "active edge" approaches are under study.
One possibility is to terminate the sensor with heavily doped trenches, where the insensitive edge region can be reduced to a few µm; this technique was originally adopted by FBK for 3D sensors [27] . A trench is dug by Deep Reactive Ion Etching (DRIE), then it is doped and filled with polysilcon. This process allows the production of particularly thin sensors: thus it is very promising for inner HL-LHC pixel layers. Simulations carried inside the PPS collaboration indicate the possibility to realize an n-in-p detector with reduced dead area (few tens of µm) and good stability, even after large irradiation.
Another approach is to passivate the cutting edge by atomic layer deposition (ALD) [28] . A different approach for n-bulk and p-bulk sensor is used. In the former case a positively charged layer is envisaged, so a low-temperature oxide growth is performed; in the latter case a negatively charged layer is needed, and so an ALD of Al 2 O 3 is done.
First test on diodes with only one guard ring [29] indicates no breakdown up to 500 V after the cut and stable current below 50 pA [28] ; IV curve for this device is shown in figure 7 . Fig. 7 . IV curve for a n-in-p diode with passivated trench; red points correspond to an un-cut un-processed diode.
The passivation of the trench is performed after cutting the sensor from the wafers (several cutting techniques are considered [30] ). This feature makes this approach interesting for outer layers as it is possible to use with sensors from any vendor and type.
Advanced simulations
In the PPS project several simulation activities are ongoing, trying to identify possible ways to optimize the layout and improve the sensor performance.
The program Silvaco Technology Computer Aided Design (TCAD) [31] is used for simulating lithography and implantation parameters to model and evaluate various semiconductor designs and processes, helping in reducing the number of wafer submission by identifying early problematic layout configurations or potentially non-optimal process parameters.
The electrical characteristics of semiconductor devices are simulated starting from the definition of the processes to form the diode junction, such as oxidation of the bare bulk material, insulation implantation, oxide etching, acceptor/donor implantation for electrical contacts definition and so on. Once the structure of the semiconductor device is defined it is possible to simulate its behavior under several realistic situations, such as applied bias voltages, radiation-induced damages in the bulk and on the surface, illumination by laser, etc. All the relevant observables, such as currents, capacitance, distribution of electric potential and field, of free carriers and of space charge can be studied as a function of the model parameters.
The PPS project studied by means of Silvaco-TCAD simulation the behavior of the detector after irradiation, in relation to different designs for the multi-guardrings structures [32, 33] . The radiation damage was modeled by localized defects in the band gap of silicon. Several models exist; among them the one based on the RD50 collaboration results [34] and work of several groups [35, 36, 37] .
As an example of simulations application we show on figure 8 the results for slim edge design (see section 6); on both pictures the potential map is shown, before (left) and after (right) irradiation (fluence of 1 × 10 15 n eq /cm 2 ). We can observe that after irradiation the electric field lines are less distorted than before; this is a nice prediction reassuring us on the viability of the slim edge design even after large fluences. Fig. 8 . Potential maps for simulated n-in-n slim-edge pixels. Left: non irradiated device. Right: 1 × 10 15 n eq /cm 2 irradiated one.
Conclusions & Outlook
The ATLAS PPS R&D Project is trying to asses the radiation hardness of the planar pixel sensors, in view of the luminosity upgrade foreseen for the LHC (the so called HL-LHC era).
The PPS group is investigating both n-and p-bulk sensors. First sensor prototypes are been evaluated with radioactive source and on beams. Results for n-in-n devices indicate the viability of the technology (large signal collected for MIPs with close to 1 efficiency) even after irradiation at fluences up to 5 × 10 15 n eq /cm 2 (the expected fluence for outer pixel layers at HL-LHC). Pixels shown to collect sizable amount of charge even at 2 × 10 16 n eq /cm 2 , the expected fluence for the innermost pixel layers at HL-LHC.
